











Power Supply Encoder




Encoder Supply Voltage





Encoder Input









Power Supply Encoder




Encoder Input





Encoder Supply Voltage









Power Supply Encoder




Encoder Input




Encoder Supply Voltage




CarrierConnector
DigitalCarrierJack



DIG_IO_assignment
output_assignment



Repeat(encoder,1,3)
Encoder_Interface.SchDoc



Chose size of UZ logo
by chosing footprint
type



LOGO

TG/MH

Designer

uz_d_absolute_encoder
Project

05/25

Date

02


Revision

Serial

Serial




ZC_GGG
ZC_PPP
ProjectRevision
ZC_vv

ZC Serialnumber





Title TopSheet.SchDoc		UltraZohm www.ultrazohm.com Date: 08.05.2025 Sheet 1 of 6	
Revision: 02	Design Engineer: TG/MH		
Project: uz_d_absolute_encoder.PrjPCB			

A




Fused Voltages



EEPROM Interface

(please do not exclude or delete from design)



Note: place solder bump to protect EEPROM memory from write access.

DIG_IO [0..29] → DIG_IO [0..29]

Title: DigitalCarrierJack.SchDoc

Revision: 02

Design Engineer: TG/MH

Project: uz_d_absolute_encoder.PrjPCB

UltraZohm

www.ultrazohm.com

Date: 08.05.2025

Sheet 2 of 6



D

CPLD program uz_d_abs_encoder_ssi:

Attention! IO Mapping shown here is different to that you will need to respect in the FPGA design, since the CPLD program reroutes the signals in order to make the adapter board compatible to all D-slots:

Adapter Board - FPGA IO Pin - Function

DIG_IO_00->Dig_IO_06: RX-Data_2

DIG_IO_01->DIG_IO_07: RX-Data_1

DIG_IO_04<-DIG_IO_10: RW_Data_2

DIG_IO_05<-DIG_IO_11: RW_Data_1

DIG_IO_08<-DIG_IO_14: TX-Clock_2

DIG_IO_09<-DIG_IO_15: TX-Clock_1

DIG_IO_10<-DIG_IO_16: RW-Clock_2

DIG_IO_11<-DIG_IO_17: RW-Clock_1

DIG_IO_12->DIG_IO_18: RX-Data_3

DIG_IO_16<-DIG_IO_22: TX-Clock_3

DIG_IO_17<-DIG_IO_23: RW-Clock_3

